The CDC3S04EVM is an evaluation module for CDC3S04, a four channel low power sine wave clock buffer. It can be used to buffer a single mastern clock to multiple peripherals. The four sine wave outputs (CLK1-CLK4) are designed for minimal channel to channel skew and ultralow additive output jitter. Each output has its own clock request input which enables the dedicated clock output. These clock requests are active high (can also be changed to be active low via I2C), and an output signal is generated that can be sent back to the master clock to request the clock. MCKL_REQ is an open source output and supports the wired OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push-pull functionality via I2C. This evaluation module is designed to demonstrate the electrical performance of the CDC3S04. For optimum performance, the board is equipped with 50ohm SMA connectors and well controlled 50ohm impedance microstrip transmission lines.
- Easy to use evaluation board to fan out low phase noise
- Easy device setup
- Control pins configurable though jumpers
- Board powered using USB or external supply
- 1:4 low jitter clock buffer
- Single ended sine wave clock input and outputs
- Ultralow phase noise and standby current
便携式器材, 消费电子产品, 无线
(EN)
